

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address; COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/057,923	01/29/2002	Masatoshi Yasunaga	50090-470	3734	
75	590 10/23/2002				
McDermott, Will & Emery 600 13th Street, N.W. Washington, DC 20005-3096			EXAMINER		
			NGUYEN, DILINH P		
	•	•	ART UNIT .	PAPER NUMBER	
			2814		
			DATE MAILED: 10/23/2002		

Please find below and/or attached an Office communication concerning this application or proceeding.

				Jn_				
•		Application No.	Applicant(s)					
		10/057,923	YASUNAGA, MASA	YASUNAGA, MASATOSHI				
	Office Action Summary	Examiner	Art Unit					
		DiLinh Nguyen	2814					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status								
1)[\[\]	Responsive to communication(s) filed on <u>24 J</u>							
2a)	, —	s action is non-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Dispositi	on of Claims							
4)⊠ Claim(s) 1,3,5,7,9,10 and 12 is/are pending in the application.								
	4a) Of the above claim(s) is/are withdrawn from consideration.							
5)	5) Claim(s) is/are allowed.							
6)⊠	6)⊠ Claim(s) <u>1,3,5,7,9,10 and 12</u> is/are rejected.							
7)	7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/or election requirement.								
Application Papers								
9) The specification is objected to by the Examiner.								
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). 11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.								
If approved, corrected drawings are required in reply to this Office action.								
12) The oath or declaration is objected to by the Examiner.								
Priority under 35 U.S.C. §§ 119 and 120								
13) ⚠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).								
a)⊠ All b)□ Some * c)□ None of:								
/-	1.⊠ Certified copies of the priority documents have been received.							
	2. Certified copies of the priority documents have been received in Application No							
* 5	Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).								
a) The translation of the foreign language provisional application has been received.								
15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121. Attachment(s)								
2) Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of	Summary (PTO-413) Paper No(s Informal Patent Application (PTO					

Application/Control Number: 10/057,923

Art Unit: 2814

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1, 3 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hembree (U.S. Pat. 6117797) in view of Tao et al. (U.S. Pat. 6229702) and further in view of Shermer, IV et al. (U.S. Pat. 6429513).

Hembree discloses a semiconductor device (fig. 3F, column 3,lines 50-63 and column 5, lines 64 et seq.) comprising:

a substrate 20;

a semiconductor chip 12 mounted on the substrate;

a sealing member 48 for encapsulating the semiconductor chip on the substrate; and

a heat sink plate 30 fixed by the sealing member, wherein the heat sink plate has concavo-convex portions formed on an exposed surface thereof and is disposed so as to be opposed to a main surface on which semiconductor elements of the semiconductor chip are formed.

Hembree discloses the claimed invention except for showing a method of making external connection to the device.

Art Unit: 2814

Tao et al. show a technique for making external connections which show a wire bonding connection to the substrate as Hembree but also show the connection to ball bond on the opposite side of the substrate. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of Hembree to provide a means for making external connections for the device as shown by Tao et al.

Hembree and Tao et al. fail to disclose the convex portions do not protrude from the surface of the sealing member to the outside.

Shermer, IV et al. disclose a heat sink 12 is formed and a convex portions do not protrude from the surface of a sealing member 20 (fig. 1, column 2, lines 45 et seq.) to provide more efficient heat dissipation. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of Hembree and Tao et al. to provide more efficient heat dissipation for the package device, as shown by Shermer, IV et al.

- Regarding claim 3, Hembree discloses the heat sink plate is disposed so as to adjoin the main surface with a thin sealing member 34 placed on the main surface of the semiconductor chip being interposed therebetween.
- Regarding claim 5, Hembree discloses the heat sink plate is disposed so as to make contact with the main surface used for the semiconductor elements.
- 3. Claims 7, 9-10 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Schneider et al. (U.S. Pat. 5610442) in view of Tao et al. (U.S. Pat. 6229702) and further in view of Oogaki et al. (U.S. Pat. 4621304).

Schneider et al. disclose a semiconductor device (fig. 4, column 5, lines 65 et seq.) comprising:

a substrate 102;

a semiconductor chip 306 mounted on the substrate;

a sealing member 404 for encapsulating the semiconductor chip on the substrate; and

a heat sink plate 410 fixed by the sealing member, wherein the heat sink plate has a heat dissipation fin formed integrally therewith.

Schneider et al. disclose the claimed invention except for showing a method of making external connections to the device.

Tao et al. show a technique for making external connections which show a wire bonding connection to the substrate as Schneider et al. but also show the connection to ball bond on the opposite side of the substrate. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of Schneider et al. to provide a means for making external connections for the device as shown by Tao et al.

Schneider et al. and Tao et al. fail to disclose the heat sink plate and the heat dissipation fin have engaging portions brought into engagement with each other, whereby the engaging portions allow detachment of the heat dissipation fin from the heat sink plate.

Oogaki et al. disclose the heat sink 7 and the heat sink 8 have engaging portions brought into engagement with each other, whereby the engaging portions allow

Art Unit: 2814

detachment of the heat sink 8 from the heat sink 7 (cover fig., column 4, lines 1-10). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of Schneider et al. and Tao et al. to provide the engaging portions to achieve a positive cooling effect for the package device, as shown by Oogaki et al.

- Regarding claim 9, Oogaki et al. disclose the engaging portions are respectively formed at the heat sink 7 and the heat sink 8 and comprise a screw and a threaded hole brought into engagement with each other.
- Regarding claim 10, Schneider et al. disclose the heat sink plate is disposed so as to be opposed to a main surface on which semiconductor elements of the semiconductor chip is formed.
- Regarding claim 12, Oogaki et al. disclose the engaging portions are respectively formed at the heat sink 7 and heat sink 8 and comprise a screw and a threaded hole brought into engagement with each other.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DiLinh Nguyen whose telephone number is (703) 305-6983. The examiner can normally be reached on 8:00AM - 6:00PM (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, OLIK CHAUDHURI can be reached on (703) 306-2794. The fax phone numbers for the organization where this application or proceeding is assigned are (703) Application/Control Number: 10/057,923

Art Unit: 2814

308-7722 for regular communications and (703) 308-7724 for After Final

communications.

Any inquiry of a general nature or relating to the status of this application or

proceeding should be directed to the receptionist whose telephone number is (703) 308-

0956.

DLN

October 8, 2002

Supervisory Patent Exeminer Technology Center 2800

Page 6